Analysis of Flash ADC Data With VERITAS
نویسنده
چکیده
VERITAS employs a 12m segmented mirror and pixellated photomultiplier tube camera to detect the brief pulse of Cherenkov radiation produced by the extensive air shower initiated by a cosmic high-energy gamma ray. The VERITAS data acquisition system consists of a 500 Mega-Sample-PerSecond custom-built flash ADC system, which samples the Cherenkov light pulse every 2 nanoseconds. The integrated charge in each flash ADC channel is proportional to the amount of Cherenkov light incident on the corresponding photomultiplier tube. Accurate reconstruction of the integrated charge is required for accurate energy estimation and spectral reconstruction. A reliable calculation of the integrated charge at low intensities can lead to a reduction in the energy threshold of the system, and an increase in sensitivity. This paper investigates and compares several approaches for evaluating the integrated charge. The Cherenkov pulse timing information in the flash ADC readout has the potential to assist in background rejection techniques. Various methods for extracting the timing information are investigated and excellent timing resolution is achieved.
منابع مشابه
VERITAS Data Acquisition
VERITAS employs a multi-stage data acquisition chain that extends from the VME readout of custom 500 MS/s flash ADC electronics to the construction of telescope events and ultimately the compilation of information from each telescope into array level data. These systems provide access to the programming of the channel level triggers and the FADCs. They also ensure the proper synchronization of ...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملReducing the Consumption Power in Flash ADC Using 65nm CMOS Technology
This paper presents a new method to reduce consumption power in flash ADC in 65nm CMOS technology. This method indicates a considerable reduction in consumption power, by removing comparators memories. The simulations used a frequency of 1 GHZ, resulting in decreased consumption power by approximately 90% for different processing corners. In addition, in this paper the proposed method was desig...
متن کاملLow Power Flash ADC
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...
متن کاملFault Diagnosis of Flash ADC using DNL Test
This paper describes a technique which uses the Differential Non Linearity (DNL) test data for fault location and identification of the analog components of a flash ADC. In a flash ADC, a fault in the analog subcircuit is uniquely reflected in the transfer function and therefore also in DNL data.This property is exploited to locate a fault and to identify the error value in analog components of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008